Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore (MP)													
		Ch	oice Bas	ed Cr	edit Sy	/stem	(CBCS) Sc	heme		0 (iiii)			
		В					Automat						
Sr.	Subject Code	Name of Subject	Course Code	IESTER (w.e.f. Bate Teaching Scheme/ Week			Examination Scheme						
Sr. No.							Theory			Practical		Total	
				L	т	Р	End Sem Unversity Exam	Two Term Exam	Teachers Asses- ment*	End Sem Unversity Exam	Teachers Asses- ment*	Marks	Credits
1	BTEC104	Digital Logic and Circuit Design		3	1	2	60	20	20	30	20	150	5
2	BTMA201	Applied Mathematics-II		3	1	o	60	20	20	0	0	100	4
3	BTCE103	Applied Mechanics		2	1	2	60	20	20	30	20	150	4
4	BTEC101	Introduction to Communication Engineering		3	1	2	60	20	20	30	20	150	5
5	BTME102	Fundamentals of Mechanical Engineering		3	0	2	60	20	20	30	20	150	4
6	BTEC103	Electronics Workshop		0	0	2	0	0	0	30	20	50	1
7	BTME103	Workshop Practices		0	0	2	0	0	0	30	20	50	1
TOTAL					5	12	300	100	100	180 ,	120	800	24

*Teacher Assessment shall be based on following components: Quiz/Assignment/Project/Paticipation in Class, given that no component shall exceed more than 10 marks.

* Students are advised to take online MOOCS course of minimum two credits

Chairperson Board of Studies Shri Vaishnav Vidyapeeth Vishwavidyalaya Indore

Registrar Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore